



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,129	03/31/2004	Yoshihisa Hiramatsu	103213-00076	3718

7590 07/01/2005

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC
Suite 600
1050 Connecticut Avenue
Washington, DC 20036-5339

EXAMINER

NGUYEN, HIEP

ART UNIT PAPER NUMBER

2816

DATE MAILED: 07/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/813,129	Applicant(s) HIRAMATSU ET AL.	
	Examiner Hiep Nguyen	Art Unit 2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 31 March 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-12 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

After reconsideration of the Applicant's admitted prior art and the claim limitations, the prior art is found to be relevant to the voltage detector of the present application. Thus, the previous Notice of Allowance has been withdrawn.

Specification

The disclosure is objected to because of the following informalities: the disclosure [0015] is not clear because according to figure 1 of the present application, when the input voltage is lower than a threshold value, the voltage across resistor R2 is low. If transistor Q2 is turned on, transistor Q6 is also turned on because its base is also connected to a same low voltage. If the input voltage is higher than a threshold value, the bases of PNP transistors Q1 and Q2 are both high and both transistors are turned off, not turned on as disclosed and the output (3) is indeterminate.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-12 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Correction and/or clarification is required.

Regarding claims 1 and 7, the recitation "wherein whether the input voltage is equal to a predetermined level or not is checked based on an output from the differential pair" is indefinite because it is misdescriptive. Figure 1 of the present application shows that when the input voltage (V_s) is lower than the threshold voltage (V_{f1}) or the voltage (V_{be}) of the transistors (Q1, Q2), none of these transistors are turned on. Transistor (Q6) is not turned on and the input is not checked.

Regarding claims 3, the recitation "another end of the serial circuit is connected to one end of the second resistor..." is indefinite because it is misdescriptive. Figure 1 shows that

Art Unit: 2816

“the serial circuit” (Q3) is connected to one end of the first resistor (R1). The recitation “as claimed” should be changed to “as claimed” (same change is to be done in claim 5).

Regarding claims 5, 11 and 15, the recitation “a value by dividing a sum of the resistance of the third resistor and a resistance of the resistor by the resistance of the resistor” is indefinite because it is not clear what it means by. The Applicant is requested to clearly show how the predetermined voltage is calculated.

Regarding claim 17, the recitation “wherein the input voltage is applied to one end of the serial circuit” is indefinite because it is not clear what is the “serial circuit” in the drawing. The recitation “the serial circuit” lacks antecedent basis.

Claims 2, 4, 6, 8-10, 12 are indefinite because of the technical deficiencies of claims 1 and 7.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 6, 7, 9, 10 and 12-14 are rejected under 35 U.S.C. as being anticipated by the admitted prior art.

Regarding claims 1, 6 and 7, the prior art, figure 1, shows a voltage detection circuit comprising: first and second transistors (Tr5, Tr4), a voltage division circuit (r1-r4, Tr1) having output connected directly to the base of transistors (Tr5) and (Tr4), a resistor (r5) connects the base of transistor (r5) to the emitter of transistor (Tr5). The input voltage is checked when the input voltage is high enough to turned the transistors on. The output transistor is a transistor that has the collector connected to output terminal (4) wherein a reset signal is generated.

Regarding claims 9, 10 and 12, the serial circuit is circuit (Tr1) and the bases of transistors (Tr4, Tr5) are connected to the resistor network as shown in figure 4. The voltage across the rectifying element (Tr1) is equal to the voltage across the base-emitter of the

Art Unit: 2816

second transistor (Tr4) because they are both equal to a diode drop. The output transistor is transistor that has the collector connected to output terminal (4) wherein a reset signal is generated.

Regarding claims 13 and 14, the prior art, figure 1, clearly shows a method for fabricating a semiconductor integrated circuit device as called for in claim 13. The input voltage is applied to the divider circuit comprising serially connected resistors and diode connected transistor (r1-r4, Tr1) and inherently these component are formed in the IC simultaneously by a same process. The voltage across the rectifying element (Tr1) is equal to the base-emitter of the second transistor (Tr4) because they are both equal to a diode drop.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 2-4 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over the admitted prior art.

Regarding claims 2 and 8, the prior art includes all the limitation of claims 2 and 8 except for the limitation that the first and second transistors are PNP transistors. However, it is well know in the art that PNP and NPN transistors are exchangeable for conforming to the input voltage and the power supply voltage. Therefore, it would have been obvious to an artisan having skills in the art to replace NPN transistors of the prior art with PNP transistors for conforming to the input voltage and the power supply voltage.

Regarding claim 3, and 4, the prior art shows a voltage division circuit (r1-r4, Tr1). The output voltage is equal to a predetermined voltage and the voltage across the rectifying element (Tr1) is equal to the base-emitter of the second transistor (Tr4) because they are both equal to a diode drop.

Art Unit: 2816


Conclusion


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hiep Nguyen whose telephone number is (571) 272-1752. The examiner can normally be reached on Monday to Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hiep Nguyen

06-27-05 


TUAN T. LAM
PRIMARY EXAMINER